| Job Details | ||
| Job Description | : | Proficiency in one or more HVL's a must (System Verilog). Strong domain knowledge on one or more - PCIe , USB, Etheet, ARM, AHB/AXI, AMBA. Should have worked on ASIC verification on at least one project with constrained random methodology (UVM/VMM/OVM). Must be expert in building a verification env with any of the above methodology, writing and debugging test cases. Good in concepts Code coverage and functional coverage. |
| Desired Profile | : | Proficiency in one or more HVL\'s a must (System Verilog).Strong domain knowledge on one or more - PCIe , USB, Etheet, ARM, AHB/AXI, AMBA.Should have worked on ASIC verification on at least one project with constrained random methodology (UVM/VMM/OVM). Must be expert in building a verification env with any of the above methodology, writing and debugging test cases. Good in concepts Code coverage and functional coverage. |
| Key Skills | : | ASIC Verification Engineers (e/SystemC/HVL/Vera/System Verilog/Specman/VMM/OVM/UVM) |
Wednesday, 8 August 2012
Find Latest Job for ASIC VERIFICATION ENGINEER-JOBDRAG
Jobs | Search Job | Find Latest Job -ASIC VERIFICATION ENGINEER-JOBDRAG
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment