| Job Details | ||
| Job Description | : |
|
| Desired Profile | : | Proficiency in one or more HVL\'s a must (System Verilog).Strong domain knowledge on one or more - PCIe , USB, Etheet, ARM, AHB/AXI, AMBA.Should have worked on ASIC verification on at least one project with constrained random methodology (UVM/VMM/OVM). Must be expert in building a verification env with any of the above methodology, writing and debugging test cases. Good in concepts Code coverage and functional coverage. Expertise in Verilog and / or VHDL is desired |
| Key Skills | : | VERIFICATION,SV,SPECMAN,ARM PROCESSOR |
Tuesday, 24 July 2012
Find Job -ASIC Verification Engineers (System verilog)-JOBDRAG
Jobs | Search Job | Find Latest Job -ASIC Verification Engineers (System verilog)-JOBDRAG
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment